

# UNITED STATES PATENT AND TRADEMARK OFFICE



UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER OF PATENTS AND TRADEMARKS
Washington, D.C. 20231
www.uspto.gov

APPLICATION NO.	FI	LING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/722,583 11/28/2000		1/28/2000	Jun Sik Lee	0465-0758P	5244
2292	7590	01/31/2002			
BIRCH STEWART KOLASCH & BIRCH				EXAMINER	
PO BOX 747 FALLS CHURCH, VA 22040-0747				KEBEDE, BROOK	
				ART UNIT	PAPER NUMBER
				2823	
				DATE MAIL ED. 01/21/2002	

Please find below and/or attached an Office communication concerning this application or proceeding.

Art Unit: 2823

### **DETAILED ACTION**

#### **Priority**

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

#### Drawings

2. The drawings are objected to under 37 CFR 1.83(a). The drawings must show every feature of the invention specified in the claims. Claim 1 recites the limitation "depositing a conductive layer on a substrate" in line 2. However, the substrate not shown in Figs. 2A-3E. Furthermore, the conductive layer (i.e. 106 or 106a) was not deposited on the substrate. As Figs. 2C-2E, show, the conductive layer formed on the barrier film (15) wherein the region of the insulating film (101) and the plug (102). Therefore, the "substrate" must be shown or the feature(s) canceled from the claim(s). No new matter should be entered. A proposed drawing correction or corrected drawings are required in reply to the Office action to avoid abandonment of the application. The objection to the drawings will not be held in abeyance.

### Claim Objections

3. Claims 7 and 8 are objected to because of the following informalities:

Claim 7 recites the limitation "the insulating film pattern" on line 1. As suggestion change "the insulating film pattern" to --the insulating film patterns-- in order to maintain proper antecedent base and in order to be consistent thorough out the claim language.

Claim 8 recites the limitation "the insulating film pattern" on line 1. As suggestion change "the insulating film pattern" to --the insulating film patterns-- in order to maintain proper

## Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 5. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art (1A-1E) in view of Kadomura (US/5,230,772).

Re claim 1, Applicant's admitted prior art essentially discloses a method for fabricating a capacitor of a semiconductor device comprising: depositing a conductive layer (16) on a barrier layer (15); forming a photoresist pattern (17) on the conductive layer (16); etching the conductive layer (16) using the photoresist pattern (17) as a mask to form a lower electrode (16a); removing the photoresist pattern (17) using an etchant; and forming a dielectric film (18) and an upper electrode (19) on a surface of the lower electrode (16a) (see Admitted prior art Figs. 1A-1E).

However, Applicant's admitted prior art does not specifically disclose the use of non-reactive etching gas with respect to the lower electrode during removing of the photoresist pattern.

Kadomura disclose the dry etching method for suppressing the micro-loading effects at the time of etching of the resist material by suing a known etching gas such as NH<sub>3</sub> to remove photoresist layer (see abstract). As Kadomura suggests, as result of suppression of the micro-

Art Unit: 2823

loading effect excess etching to the substrate was avoided (see Kadomura, abstract and Col. 2, lines 51-68 through Col. 3, lines 1-24)

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided applicant's admitted prior art with an etchant such as ammonia as taught by Kadomura because an over-etching would have been avoided during etching of the resist layer.

Re claim 2, as applied to claim 1 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the upper and lower electrodes are one of Ru, RuO, and a metal material alloyed with Ru (see Applicant's admitted prior art Fig 1C).

Re claim 3, as applied to claim 1 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the etching gas is one of H<sub>2</sub>O, NH<sub>3</sub>, and N<sub>2</sub>; a mixture of H<sub>2</sub>, and O<sub>2</sub> in which an amount of H<sub>2</sub> is smaller than an amount of O<sub>2</sub>, a mixture of H<sub>2</sub>O, NH<sub>3</sub>, and N<sub>2</sub>, a mixture of N2 and NH<sub>3</sub> a mixture of NH<sub>3</sub>, and H<sub>2</sub>O, or a mixture of N<sub>2</sub> and H<sub>2</sub>O is used as the etching gas (see Kadomura, abstract).

Re claim 4, Applicant's admitted prior art discloses a method for fabricating a capacitor of a semiconductor device comprising: forming a conductive region (not shown) on a semiconductor substrate (not shown); forming an interleaving insulating film (11) having a contact hole (not labeled) therein over the conductive region (not shown); forming a contact plug (12) within the contact hole (not labeled); forming insulating film patterns (13 14) on of the interleaving insulating film (11) to expose the contact plug (12) and the interleaving insulating

Art Unit: 2823

film (11) adjacent to the contact plug (12); depositing a barrier film (15) and a first conductive layer (16) on the contact plug (12) and the insulating film patterns (13 14); forming a photoresist (17) over the contact plug (12) between the insulating film patterns (13 14); sequentially removing the first conductive layer (16) and the barrier layer (15) on the insulating film patterns (13 14) using the photoresist (17) as a mask, thereby forming a lower electrode (16a) and a barrier film (15) in a U-shape in cross-section; removing the photoresist (17) using an etching gas; removing the insulating film patterns (13 14); and sequentially forming a dielectric film (18) and an upper electrode (19) on the lower electrode (16a) and the barrier film (15) (see Admitted prior art Figs. 1A-1E).

However, Applicant's admitted prior art does not specifically disclose the use of non-reactive etching gas with respect to the lower electrode during removing of the photoresist pattern.

Kadomura disclose the dry etching method for suppressing the micro-loading effects at the time of etching of the resist material by suing a known etching gas such as NH<sub>3</sub> to remove photoresist layer (see abstract). As Kadomura suggests, as result of suppression of the micro-loading effect excess etching to the substrate was avoided (see Kadomura, abstract and Col. 2, lines 51-68 through Col. 3, lines 1-24)

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to have provided applicant's admitted prior art with an etchant such as ammonia as taught by Kadomura because an over-etching would have been avoided during etching of the resist layer.

Art Unit: 2823

Re claim 5, as applied to claim 4 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the upper and lower electrodes are one of Ru, RuO, and a metal material alloyed with Ru (see Applicant's admitted prior art Fig 1C).

Re claim 6, as applied to claim 4 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the etching gas is one of H<sub>2</sub>O, NH<sub>3</sub>, and N<sub>2</sub>; a mixture of H<sub>2</sub>, and O<sub>2</sub> in which an amount of H<sub>2</sub> is smaller than an amount of O<sub>2</sub>, a mixture of H<sub>2</sub>O, NH<sub>3</sub>, and N<sub>2</sub>, a mixture of N2 and NH<sub>3</sub> a mixture of NH<sub>3</sub>, and H<sub>2</sub>O, or a mixture of N<sub>2</sub> and H<sub>2</sub>O is used as the etching gas (see Kadomura, abstract).

Re claim 7, as applied to claim 4 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the insulating film pattern comprises an oxide film (see Fig. 1B)

Re claim 8, as applied to claim 4 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the insulating film pattern is formed by stacking two insulating films (see Fig. 1B).

Re claim 9, as applied to claim 8 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the two insulating films ate a nitride film and an oxide film (see Fig. 1B).

Re claim 10, as applied to claim 4 above, both Applicant's admitted prior art and Kadomura in combination disclose all the claimed limitations including the limitation wherein the barrier film is only formed on the contact plug within the contact hole (see Fig. 1C).

Art Unit: 2823

#### Conclusion

6. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure Hwang et al. (US/5,174,856), Latchford et al. (US/5,200,031), Ye et al. (US/6,331,380) and Miyama et al. (US/61277129) also disclose similar etching process of the resist layer.

### Correspondence

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Brook Kebede whose telephone number is (703) 306-4511. The examiner can normally be reached on 8-5 Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Wael Fahmy can be reached on (703) 308-4918. The fax phone numbers for the organization where this application or proceeding is assigned are (703) 308-7722 for regular communications and (703) 308-7722 for After Final communications.

Any inquiry of a general nature or relating to the status of this application or proceeding should be directed to the receptionist whose telephone number is (703) 308-0956.

Brook Kebede

January 18, 2002

Trung Dang
Primary Examiner